NXP Semiconductors logo

Hardware Engineer, Automotive PHY Chips

NXP Semiconductors
Remote
Eindhoven· 2 months ago

Straight from NXP Semiconductors’s careers page. Apply on the company site — no recruiter, no middleman.

Internship - Hardware Robustness for SMI Register Interfaces in Automotive PHY Chips

Location: Eindhoven

Time Type: Full time

Job Description

Hardware Robustness for SMI Register Interfaces in Automotive PHY Chips

Duration : 6 months

Location : Eindhoven, Netherlands (hybrid)

Background and Motivation

Automotive PHY devices expose their configuration and status registers over the Serial Management Interface (SMI), a two-wire serial bus (MDC / MDIO) defined by IEEE 802.3 Clause 22/45.

In the current implementation, the SMI link carries no inherent data-integrity protection: there is no parity bit, no CRC, and no acknowledgment mechanism in the baseline protocol.

In a harsh automotive EMC environment, single-bit upsets on the MDIO bus can silently corrupt a register write, causing a PHY to enter an incorrect operating mode without any indication to the host.

To guard against this, the software driver currently performs write-then-read-back verification and double-read redundancy checks.

These software workarounds increase bus utilization, add latency to every configuration transaction, and consume CPU cycles in a safety-critical context.

This internship investigates and prototypes hardware-based robustness mechanisms that can detect or correct bit errors on the SMI bus, or within the on-chip register file, transparently to the software layer.

 

What You Will Learn

  • SMI / MDIO protocol internals at silicon level
  • Digital RTL design in SystemVerilog (FSMs, protocol wrappers, register-file architectures)
  • Fault-injection verification and coverage-driven testbench methodology
  • Professional chip-design workflow: code review, EDA tools

Profile

  • Final-year BSc in Electrical Engineering, Microelectronics, Embedded Systems, or Computer Engineering
  • Basic digital logic design knowledge; familiarity with at least one HDL (Verilog / SystemVerilog / VHDL)
  • Analytical, structured approach to trade-off problems; reads technical English comfortably

More information about NXP in the Netherlands...

## LI-f5d0

Similar remote jobs

More like this →
RTX logo

RTX

Senior Principal Electrical Engineer, FPGA/ASIC

Remote
$132k–$252k
✓ From careers page· 2 days ago
Viavisolutions logo

Viavisolutions

Senior FPGA Hardware Engineer (Remote)

Remote
$91k–$169k
✓ From careers page· 6 days ago
Inspire Semiconductor logo

Inspire Semiconductor

SoC Design Verification Engineer (Remote)

Remote
Austin, TX
✓ From careers page· 6 days ago
Altera logo

Altera

Design Verification Engineer

Remote
Iași, Romania
✓ From careers page· 6 days ago

Discover More than 100,000 Hidden Remote Jobs Before Everyone Else

Unlock All Remote Jobs Today

Simple pricing. Big savings on Quarterly and Yearly.

Monthly Access

$19/month
  • Instant access to fresh remote jobs from 500+ companies
  • New opportunities added hourly, often 3-7 days before anywhere else
  • Advanced filtering by role type, stack, pay, and location
  • Priority customer support
Start 7-day trial — $2.95
Most Popular

Yearly Access

$59/year
  • Everything in Monthly
  • Save $169 (~74%) vs paying monthly
  • Average job search takes ~6 months - get covered for the whole journey
  • Less than the cost of one lunch per month for competitive advantage
  • Equivalent to just ~$4.92/month
Start 7-day trial — $2.95